Part Image

74HCT109PW - Nexperia

Description: J and K inputs for easy D-type flip-flop • Toggle flip-flop or "do nothing" mode • Wide supply voltage range: • For 74HC109: from 2.0 V to 6.0 V • For 74HCT109: from 4.5 V to 5.5 V • CMOS low power dissipation • High noise immunity • Input levels: • For 74HC109: CMOS level • For 74HCT109: TTL level • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • 74HC109 complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.0 V) • 74HCT109 complies with JEDEC standar

Download 74HCT109PW Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom