Part Image

ES2JFSH - Taiwan Semiconductor

Description: AEC-Q101 qualified ● Glass passivated chip junction ● Ideal for automated placement ● Low power loss, high efficiency ● Low profile package ● Moisture sensitivity level: level 1, per J-STD-020 ● RoHS Compliant ● Halogen-free according to IEC 61249-2-21

Download ES2JFSH Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
    Zoom
    Zoom Full
    Middle click on footprint to measure