Please enter a minimum 3 letters or numbers
Technical Content
Part Image

9DB633AFLFT - Renesas Electronics

Description: The 9DB633 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB633 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without Spread-Spectrum clocking. An SMBus interface allows control of the PLL bandwidth and bypass options, while 2 clock request (OE#) pins make the 9D

Download 9DB633AFLFT Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Send part feedback
Symbol
9DB633AFLFT - Renesas Electronics - PCB symbol
click to zoom
PCB Footprints
9DB633AFLFT - Renesas Electronics PCB footprint - Small Outline Packages - Small Outline Packages - PYG28
click to zoom
3D Models
9DB633AFLFT - Renesas Electronics - 3D model - Small Outline Packages - PYG28
click to zoom

9DB633AFLFT Details

  • Manufacturer Part Number:

    9DB633AFLFT

  • Brand Name:

    Renesas

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    SSOP

  • Pin Count:

    28

  • Manufacturer Package Code:

    PYG28

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Renesas Electronics Corporation

  • YTEOL:

    0

  • Family:

    9DB

  • Input Conditioning:

    DIFFERENTIAL

  • JESD-30 Code:

    R-PDSO-G28

  • JESD-609 Code:

    e3

  • Length:

    10.2 mm

  • Logic IC Type:

    PLL BASED CLOCK DRIVER

  • Moisture Sensitivity Level:

    1

  • Number of Functions:

    1

  • Number of Terminals:

    28

  • Number of True Outputs:

    6

  • Operating Temperature-Max:

    70 °C

  • Output Characteristics:

    3-STATE

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    SSOP

  • Package Equivalence Code:

    SSOP28,.25

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE, SHRINK PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Qualification Status:

    Not Qualified

  • Same Edge Skew-Max (tskwd):

    0.05 ns

  • Seated Height-Max:

    2 mm

  • Supply Voltage-Max (Vsup):

    3.465 V

  • Supply Voltage-Min (Vsup):

    3.135 V

  • Supply Voltage-Nom (Vsup):

    3.3 V

  • Surface Mount:

    YES

  • Temperature Grade:

    COMMERCIAL

  • Terminal Finish:

    Matte Tin (Sn) - annealed

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.65 mm

  • Terminal Position:

    DUAL

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Width:

    5.3 mm

9DB633AFLFT Frequently Asked Questions (FAQs)

  • Renesas provides a recommended PCB layout guide in their application note (R01AN4331EF0100) which includes thermal design considerations, such as thermal vias, copper pours, and component placement, to ensure optimal thermal performance.
  • The 9DB633AFLFT has an internal overcurrent protection (OCP) feature, but it's recommended to add an external OCP circuit to ensure reliable operation. Renesas provides a reference design for OCP in their application note (R01AN4331EF0100).
  • Renesas recommends using a low-ESR ceramic capacitor (X5R or X7R dielectric) with a value between 4.7uF to 10uF for the input capacitor. The capacitor should be placed as close as possible to the VIN pin to minimize noise and ensure stable operation.
  • Renesas provides EMC design guidelines in their application note (R01AN4331EF0100), which include recommendations for PCB layout, component selection, and shielding to ensure EMC compliance.
  • The 9DB633AFLFT has an operating temperature range of -40°C to +125°C, but the maximum junction temperature (TJ) should not exceed 150°C. It's essential to ensure proper thermal design and heat dissipation to prevent overheating.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

9DB633AFLFT Overview

Use the download button to access the 9DB633AFLFT schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like 9DB63, or try a keyword search, such as Clock Drivers

Parts related to 9DB633AFLFT

Showing 0 results

Part Image

← Prev Next →
About Us Contact Us Terms of Service Do not sell or share my personal information Privacy Policy Digital Services Act Library Loader

All content Copyright © 2020, Supplyframe.com. All rights reserved. Back to top ↑

9DB633AFLFT Alternates

Showing results

Image Part Number Model
Part Image 9DB633AFLIFT Renesas Electronics Corporation

PLL Based Clock Driver, 9DB Series, 6 True Output(s), 0 Inverted Output(s), PDSO28
Part Image 9DB633AFLFT Integrated Device Technology Inc

PLL Based Clock Driver, 9DB Series, 6 True Output(s), 0 Inverted Output(s), PDSO28
Part Image 9DB633AFILFT Integrated Device Technology Inc

PLL Based Clock Driver, 9DB Series, 6 True Output(s), 0 Inverted Output(s), PDSO28
Part Image 9DB633AFLF Renesas Electronics Corporation

PLL Based Clock Driver, 9DB Series, 6 True Output(s), 0 Inverted Output(s), PDSO28
Part Image 9DB633AFILF Renesas Electronics Corporation

PLL Based Clock Driver, 9DB Series, 6 True Output(s), 0 Inverted Output(s), PDSO28
For a full list of alternate parts for 9DB633AFLFT, check out Findchips.com