Part Image

NCP51199PDR2G - onsemi

Description: Obsolete - LDO Regulator, 150 mA, Ultra-Low Dropout, Low Iq

Download NCP51199PDR2G Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
NCP51199PDR2G - onsemi PCB footprint - Small Outline Packages - Small Outline Packages - SOIC8−NB EP CASE 751BU ISSUE E-1
click to zoom
3D Models
NCP51199PDR2G - onsemi  - 3D model - Small Outline Packages - SOIC8−NB EP CASE 751BU ISSUE E-1
click to zoom

NCP51199PDR2G Details

  • Manufacturer Part Number:

    NCP51199PDR2G

  • Brand Name:

    onsemi

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    SOIC8 NB EP

  • Package Description:

    SOIC-8

  • Pin Count:

    8

  • Manufacturer Package Code:

    751BU

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.60

  • Factory Lead Time:

    4 Weeks

  • Manufacturer:

    onsemi

  • YTEOL:

    0

  • JESD-30 Code:

    R-PDSO-G8

  • Length:

    4.9 mm

  • Load Regulation-Max:

    0.01%

  • Moisture Sensitivity Level:

    3

  • Number of Functions:

    1

  • Number of Outputs:

    1

  • Number of Terminals:

    8

  • Operating Temperature-Max:

    85 °C

  • Operating Temperature-Min:

    -40 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    HSOP

  • Package Equivalence Code:

    SOP8,.25

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE, HEAT SINK/SLUG

  • Packing Method:

    TR

  • Peak Reflow Temperature (Cel):

    260

  • Regulator Type:

    DDR TERMINATION REGULATOR

  • Seated Height-Max:

    1.75 mm

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn) - annealed

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    1.27 mm

  • Terminal Position:

    DUAL

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Width:

    3.9 mm

NCP51199PDR2G Frequently Asked Questions (FAQs)

  • A 2-layer or 4-layer PCB with a solid ground plane and thermal vias is recommended. Keep the thermal pad connected to the ground plane to improve heat dissipation.
  • Ensure the input voltage (VIN) is within the recommended range (4.5V to 18V). Also, ensure the output voltage (VOUT) is set within the recommended range (0.8V to 15V) using the FB pin.
  • The NCP51199PDR2G can deliver up to 2A of output current. However, the maximum output current may be limited by the input voltage, output voltage, and thermal considerations.
  • Implement overcurrent protection (OCP) and overtemperature protection (OTP) using external components or a dedicated IC. Also, ensure proper thermal design and heat sinking to prevent overheating.
  • Use a low-ESR ceramic capacitor (e.g., X5R or X7R) with a value between 4.7uF to 10uF, depending on the input voltage and output current requirements.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

NCP51199PDR2G Overview

Use the download button to access the NCP51199PDR2G schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like NCP51, or try a keyword search, such as Other Regulators

Parts related to NCP51199PDR2G

Showing 0 results