SA72SB0 footprint, schematic symbol and 3D model by Bourns

Symbol

PCB Footprints

3D Models

SA72SB0 Details

A good PCB layout for the SA72SB0 involves keeping the input and output traces separate, using a ground plane, and minimizing the distance between the chip and the capacitors. A 4-layer PCB with a dedicated ground plane is recommended.
To ensure proper decoupling, place a 10uF ceramic capacitor between the VIN pin and the GND pin, and a 100nF ceramic capacitor between the VOUT pin and the GND pin. These capacitors should be placed as close to the chip as possible.
The SA72SB0 can handle a maximum input voltage of 18V, but it's recommended to keep the input voltage below 15V for optimal performance and reliability.
The SA72SB0 is rated for operation up to 125°C, but its performance may degrade at high temperatures. It's recommended to keep the operating temperature below 100°C for optimal performance and reliability.
The output voltage of the SA72SB0 can be calculated using the formula: VOUT = 1.25 * (1 + R2/R1), where R1 and R2 are the resistors connected to the FB pin.

Community Provided

System Verified

Community Approved

Use the download button to access the SA72SB0 schematic symbol, PCB footprint, and 3D model.

To find more CAD model downloads similar to this part, try a partial part number search, like SA72S, or try a keyword search, such as Electric Fuses

If you searched for SA72SB0, you might also be interested in these parts:

Showing 0 results


Please enter a minimum 3 letters or numbers
← Prev Next →