The W25Q01JVZEIQ has a minimum of 100,000 erase cycles, but the actual number of cycles may vary depending on the usage and operating conditions.
The HOLD# signal is used to pause the current operation and allow the host to access the flash memory. To use the HOLD# signal, the host should assert the HOLD# signal low, and then de-assert it when the operation is complete.
The WP# pin is used to prevent accidental writes to the status register. When the WP# pin is low, the status register is write-protected, and when it is high, the status register can be written to.
To perform a sector erase, the host should send the sector erase command (0x20) followed by the address of the sector to be erased. The sector erase operation will erase the entire sector.
The main difference between the W25Q01JVZEIQ and the W25Q01JVZPIQ is the package type. The W25Q01JVZEIQ is available in a 8-pin SOP package, while the W25Q01JVZPIQ is available in a 8-pin PDIP package.
Trust Checks
This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
W25Q01JVZEIQ Overview
Use the download button to access the W25Q01JVZEIQ schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like W25Q0,
or try a keyword search, such as Flash Memories
Suggested Parts
If you searched for W25Q01JVZEIQ, you might also be interested in these parts: