The W25Q128JVPIQ has a minimum of 100,000 erase cycles per sector, and a maximum of 1,000,000 erase cycles per sector, depending on the operating conditions.
The HOLD# signal should be kept low during read and write operations. If the HOLD# signal is asserted high, the device will enter a 'hold' state, and all operations will be paused until the HOLD# signal is de-asserted.
The WP# pin is used to enable or disable the write protection feature. When the WP# pin is tied low, the write protection is enabled, and the device will not allow any write operations. When the WP# pin is tied high, the write protection is disabled, and the device will allow write operations.
The W25Q128JVPIQ has a density of 128 Mbits, organized as 16,384 x 8,192 bytes. The device is divided into 2,048 sectors, each containing 64 Kbytes.
The recommended power-up sequence is to apply VCC first, followed by VPP (if used), and then the clock signal. The device should be powered up in the following order: VCC, VPP, and then clock.
Trust Checks
This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
W25Q128JVPIQ Overview
Use the download button to access the W25Q128JVPIQ schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like W25Q1,
or try a keyword search, such as Flash Memories
Suggested Parts
If you searched for W25Q128JVPIQ, you might also be interested in these parts:
