The W25Q128JWSIQ has a minimum of 100,000 erase cycles per sector, and a total of 1,000,000 erase cycles for the entire device.
The HOLD# signal should be kept low during read and write operations. If the HOLD# signal is asserted high, the device will enter a 'hold' state, and all operations will be paused until the HOLD# signal is de-asserted.
The WP# pin is used to prevent accidental writes to the status register. When WP# is low, the status register is write-protected, and when WP# is high, the status register can be written to.
The W25Q128JWSIQ has a density of 128 Mbits, organized as 16,384 pages of 256 bytes each, with 4,096 bytes per sector, and 32 sectors per block.
The recommended power-up sequence is to apply VCC first, followed by VSS, and then the clock signal. The device is not guaranteed to function correctly if the power-up sequence is not followed.
Trust Checks
This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
W25Q128JWSIQ Overview
Use the download button to access the W25Q128JWSIQ schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like W25Q1,
or try a keyword search, such as Flash Memories
Suggested Parts
If you searched for W25Q128JWSIQ, you might also be interested in these parts:
