Please enter a minimum 3 letters or numbers
Technical Content
Part Image

XC7Z007S-1CLG400I - AMD

Description: Single ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 23K Logic Cells 667MHz 400-CSPBGA (17x17)

Download XC7Z007S-1CLG400I Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Send part feedback
Symbol
XC7Z007S-1CLG400I - AMD - PCB symbol
click to zoom
PCB Footprints
XC7Z007S-1CLG400I - AMD PCB footprint - BGA - BGA - CLG400
click to zoom
3D Models
XC7Z007S-1CLG400I - AMD - 3D model - BGA - CLG400
click to zoom

XC7Z007S-1CLG400I Details

  • Manufacturer Part Number:

    XC7Z007S-1CLG400I

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    CSBGA-400

  • HTS Code:

    8542.31.00.30

  • Factory Lead Time:

    16 Weeks

  • Manufacturer:

    AMD

  • YTEOL:

    14

  • JESD-30 Code:

    S-PBGA-B400

  • JESD-609 Code:

    e3

  • Length:

    17 mm

  • Moisture Sensitivity Level:

    3

  • Number of Terminals:

    400

  • Operating Temperature-Max:

    100 °C

  • Operating Temperature-Min:

    -40 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFBGA

  • Package Equivalence Code:

    BGA400,20X20,32

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, LOW PROFILE, FINE PITCH

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    1.05 V

  • Supply Voltage-Min:

    0.95 V

  • Supply Voltage-Nom:

    1 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Width:

    17 mm

  • uPs/uCs/Peripheral ICs Type:

    SoC

XC7Z007S-1CLG400I Frequently Asked Questions (FAQs)

  • The maximum operating frequency of the XC7Z007S-1CLG400I is 330 MHz.
  • You can implement a DDR3 memory interface using the Memory Interface Generator (MIG) tool in Vivado Design Suite, which provides a pre-built IP core for DDR3 memory interfaces.
  • The power consumption of the XC7Z007S-1CLG400I depends on the specific design and usage. However, the typical static power consumption is around 1.2W, and the dynamic power consumption can range from 2W to 10W depending on the clock frequency and activity.
  • Yes, the XC7Z007S-1CLG400I has built-in transceivers that support high-speed serial interfaces like PCIe Gen2 and SATA II. You can use the FPGA's GTX transceivers to implement these interfaces.
  • You can use Xilinx's Secure Boot and Authentication features to secure your design. These features provide a secure boot mechanism and authentication of the FPGA configuration data.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

XC7Z007S-1CLG400I Overview

Use the download button to access the XC7Z007S-1CLG400I schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XC7Z0, or try a keyword search, such as Other uPs/uCs/Peripheral ICs

Parts related to XC7Z007S-1CLG400I

Showing 0 results

Part Image

← Prev Next →
About Us Contact Us Terms of Service Do not sell or share my personal information Privacy Policy Digital Services Act Library Loader Twitter LinkedIn

All content Copyright © 2020, Supplyframe.com. All rights reserved. Back to top ↑