The recommended power-on sequence is to apply VCC first, followed by VDD, and then the clock signal. This ensures proper initialization of the device.
The YMF289B-S can be configured for stereo or mono operation by setting the appropriate bits in the Mode Control Register (MCR). For stereo operation, set MCR[7:6] = 10, and for mono operation, set MCR[7:6] = 00.
The maximum clock frequency supported by the YMF289B-S is 24.576 MHz. However, the device can also operate at lower clock frequencies, such as 12.288 MHz or 6.144 MHz, depending on the application requirements.
The YMF289B-S has built-in support for 3D audio effects. To implement a 3D audio effect, set the 3D Audio Control Register (3DACR) to enable the 3D audio mode, and then adjust the 3D audio parameters using the 3DACR and the Audio Parameter Registers (APR).
The Test Register (TR) is used for factory testing and debugging purposes. It is not intended for use in normal operation and should be set to its default value (TR = 0x00) for proper device operation.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
YMF289B-S Overview
Use the download button to access the YMF289B-S schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like YMF28,
or try a keyword search, such as Other uPs/uCs/Peripheral ICs