72201 Footprint, Symbol and 3D Model search results

Showing 25 of 3309 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	7220-1 Intel Corporation	1	Microprocessor Circuit, CMOS, PDIP40		7220-1	3D model not available Symbol and footprint not available 0	0 Build or Request
	7220-1 Memtech Technologies	1	Memory Controller, PDIP40		7220-1	3D model not available Symbol and footprint not available 0	0 Build or Request
	72201L10PFG8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L10PFG8	3D model available Symbol and footprint available 3	1 Download Model
	72201L10JG Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Plastic Leaded Chip Carrier	72201L10JG	3D model not available Symbol and footprint available 2	1 Download Model

	72201L10JG8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Plastic Leaded Chip Carrier	72201L10JG8	3D model not available Symbol and footprint available 2	1 Download Model
	72201L10PFG Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L10PFG	3D model available Symbol and footprint available 3	1 Download Model
	72201L15PFI Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L15PFI	3D model available Symbol and footprint available 3	1 Download Model
	72201L15PF Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L15PF	3D model available Symbol and footprint available 3	1 Download Model
	72201L10PF Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L10PF	3D model available Symbol and footprint available 3	1 Download Model
	817-22-012-30-001101 Mill-Max	1	Headers & Wire Housings Spring-Loaded Hdr,2R Vert Mount, SMT, 12	Other	817-22-012-30-001101	3D model available Symbol and footprint available 3	1 Download Model
	1722011 Phoenix Contact	1	MC 1,5/ 5-G-3,81 P26 THR - PCB headers, nominal cross section: 1.5 mm², color: black, nominal current: 8 A, rated voltage (III/2): 160 V, contact surface: Sn, contact connection type: Pin, number of potentials: 5, number of rows: 1, number of positions: 5, number of connections: 5, product range: MC 1,5/..-G-THR, pitch: 3.81 mm, mounting: THR soldering / wave soldering, pin layout: Linear pinning, solder pin [P]: 2.6 mm, number of solder pins per potential: 1, plug-in system: COMBICON MC 1,5, Pin	Other	1722011	3D model available Symbol and footprint available 3	1 Download Model
	72201L15J Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Plastic Leaded Chip Carrier	72201L15J	3D model not available Symbol and footprint available 2	1 Download Model
	72201L15PF8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L15PF8	3D model not available Symbol and footprint available 2	1 Download Model
	72201L25PF8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L25PF8	3D model available Symbol and footprint available 3	1 Download Model
	72201L25PF Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L25PF	3D model available Symbol and footprint available 3	1 Download Model

	72201L15PFI8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L15PFI8	3D model available Symbol and footprint available 3	1 Download Model
	72201L10PF8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L10PF8	3D model available Symbol and footprint available 3	1 Download Model
	72201L10J8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Plastic Leaded Chip Carrier	72201L10J8	3D model not available Symbol and footprint available 2	1 Download Model
	72201L25PFI8 Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L25PFI8	3D model available Symbol and footprint available 3	1 Download Model
	72201L25PFI Renesas Electronics	1	The 72201SyncFIFO™ is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72201L25PFI	3D model available Symbol and footprint available 3	1 Download Model
	827-22-014-10-001101 Mill-Max	1	Headers & Wire Housings 14 Position Spring Piston Connector Through Hole	Header, Vertical	827-22-014-10-001101	3D model available Symbol and footprint available 3	1 Download Model
	54722-0168 Molex	1	Conn Board to Board RCP 16 POS 0.5mm Solder ST SMD SlimStack™ T/R	Other	54722-0168	3D model available Symbol and footprint available 3	1 Download Model
	827-22-012-10-001101 Mill-Max	1	12 Position Spring Piston Connector Through Hole	Other	827-22-012-10-001101	3D model available Symbol and footprint available 3	1 Download Model
	827-22-010-10-004101 Mill-Max	1	10 Position Spring Piston Connector Through Hole	Other	827-22-010-10-004101	3D model available Symbol and footprint available 3	1 Download Model
	0547220164 Molex	1	0.50mm Pitch SlimStack Receptacle, Surface Mount, Dual Row, Vertical, 1.50mm Stacking Height, Lower Circuit Size Version, 16 Circuits, Gold (Au) Plating with Nickel (Ni) Barrier Plating Between Contact and Tail	Other	0547220164	3D model available Symbol and footprint available 3	1 Download Model
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

72201 Model Download Search Results

Popular Other uPs/uCs/Peripheral ICs