Showing 4 of 4 results
Filter by Manufacturer
| Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action |
|---|
| Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
9DML2855NDGI
Renesas Electronics
|
1 | The 9DML2855 is a 2-input, 8-output clock multiplexer supporting PCIe Gen1–5 and DB2000Q applications. The device supports complex clock architecture like CC, SRIS and SRNS while providing very low additive jitter. Flexible Power Sequencing (FPS) ensures well-defined behavior under various power-up scenarios, while Power Down Tolerant (PDT) ESD protection on all input pins allows input pins to be driven before VDD is applied. The 9DML2855 also features OE# pin for each output supports PCIe CLKREQ# function | Other | 9DML2855NDGI |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
9DML2855NDGI
Integrated Device Technology Inc
|
1 | Clock Driver | 9DML2855NDGI |
0
|
Build or Request | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
9DML2855NDGI8
Integrated Device Technology Inc
|
1 | Clock Driver | 9DML2855NDGI8 |
0
|
Build or Request | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
9DML2855NDGI8
Renesas Electronics Corporation
|
1 | PLL Based Clock Driver, 9DML Series, 8 True Output(s), 0 Inverted Output(s), PQCC48 | 9DML2855NDGI8 |
0
|
Build or Request | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||