Description:The 9QXL2001B is a 20-output very-low-additive phase jitter fanout buffer for PCIe Gen4, Gen5 and UPI applications. The 9QXL2001B provides two methods to control output enables; standard OE# pins and SMBus enable bits, or a simple 3-wire serial interface that is independent of the SMBus. The OE Control Mode is set via a hardware strap. It offers integrated terminations for 85Ω transmission lines.
The maximum power consumption is approximately 3.5W, depending on the operating conditions and configuration.
To optimize for low power consumption, use the device's built-in power management features, such as ASPM (Active State Power Management) and L1 sub-states. Additionally, consider using a lower frequency clock and adjusting the device's configuration to minimize power consumption.
The maximum bandwidth of the 9QXL2001BNHGI8 is 32 GT/s (gigatransfers per second) per lane, with a total bandwidth of 128 GT/s for a x4 configuration.
To ensure signal integrity, follow best practices for PCB design, such as using differential pairs, minimizing trace lengths, and using signal conditioning components as needed. Additionally, consider using the 9QXL2001BNHGI8's built-in signal conditioning features, such as its receiver equalization and transmitter de-emphasis.
The recommended operating conditions for the 9QXL2001BNHGI8 include an ambient temperature range of 0°C to 70°C, a supply voltage of 1.2V ± 10%, and a clock frequency of up to 100 MHz.
Trust Checks
This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
9QXL2001BNHGI8 Overview
Use the download button to access the 9QXL2001BNHGI8 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like 9QXL2,
or try a keyword search, such as Clock Drivers
