A good PCB layout should ensure minimal thermal resistance, use a thermal via array, and have a solid copper fill on the backside of the board. A heat sink or thermal interface material can be used to improve heat dissipation. Refer to Wolfspeed's application notes for more details.
Use proper ESD handling and storage procedures, such as using an ESD wrist strap, mat, or storage bags. Ensure that the device is handled in a static-safe environment, and avoid touching the device pins or die.
A gate drive voltage of +2V to +5V is recommended, with a current limit of 10mA to 20mA. A resistive divider or a dedicated gate driver IC can be used to set the gate voltage. Refer to Wolfspeed's application notes for specific biasing configurations.
Monitor the device's voltage, current, and temperature to ensure they are within the specified limits. Use a thermal management strategy to keep the junction temperature below 150°C. Refer to the datasheet for the SOA graph and thermal derating curves.
Use a gold wire bond with a diameter of 0.7mil to 1.0mil, and a bond force of 10gf to 20gf. Ensure the die attach material is suitable for high-power applications, and follow Wolfspeed's recommended die attach procedures.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
CGHV27030S Overview
Use the download button to access the CGHV27030S schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like CGHV2,
or try a keyword search, such as RF Power Field-Effect Transistors
