Part Image

MK1575-01GLFTR - Renesas Electronics

Description: The MK1575-01 is a clock recovery Phase-Locked Loop (PLL) designed for clock synthesis and synchronization in cost sensitive applications. The device is optimized to accept a low-frequency reference clock to generate a high-frequency data or graphics pixel clock. External loop filter components allow tailoring of loop frequency response characteristics. For low jitter / phase noise requirements refer to the MK2069 products.

Download MK1575-01GLFTR Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
MK1575-01GLFTR - Renesas Electronics PCB footprint - Small Outline Packages - Small Outline Packages - (16-pin TSSOP, 173 Mil. Body)
click to zoom
3D Models
MK1575-01GLFTR - Renesas Electronics  - 3D model - Small Outline Packages - (16-pin TSSOP, 173 Mil. Body)
click to zoom

MK1575-01GLFTR Details

  • Manufacturer Part Number:

    MK1575-01GLFTR

  • Brand Name:

    Renesas

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    TSSOP

  • Pin Count:

    16

  • Manufacturer Package Code:

    PGG16

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Renesas Electronics Corporation

  • YTEOL:

    0

  • JESD-609 Code:

    e3

  • Logic IC Type:

    PLL BASED CLOCK DRIVER

  • Moisture Sensitivity Level:

    1

  • Packing Method:

    TR

  • Peak Reflow Temperature (Cel):

    260

  • Terminal Finish:

    TIN

MK1575-01GLFTR Frequently Asked Questions (FAQs)

  • The recommended operating temperature range for the MK1575-01GLFTR is -40°C to 125°C.
  • To ensure the stability of the internal oscillator, it is recommended to use a high-quality crystal oscillator with a load capacitance of 10pF to 20pF, and to follow the recommended PCB layout guidelines.
  • The maximum frequency for the external clock input is 20 MHz.
  • The POR and BOR settings can be configured through the Power Management Unit (PMU) registers. Refer to the datasheet for specific register settings and configuration details.
  • The maximum current consumption of the MK1575-01GLFTR is 350 mA (typical) at 3.3V and 20 MHz operation.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

MK1575-01GLFTR Overview

Use the download button to access the MK1575-01GLFTR schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like MK157, or try a keyword search, such as Clock Drivers

Parts related to MK1575-01GLFTR

Showing 0 results