Part Image

SI7998DP-T1-GE3 - Vishay

Description: MOSFETs 30V Vds 20V Vgs PowerPAK SO-8

Download SI7998DP-T1-GE3 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
SI7998DP-T1-GE3 - Vishay PCB footprint - Other - Other - PowerPAK® SO-8 Dual
click to zoom
3D Models
SI7998DP-T1-GE3 - Vishay  - 3D model - Other - PowerPAK® SO-8 Dual
click to zoom

SI7998DP-T1-GE3 Details

  • Manufacturer Part Number:

    SI7998DP-T1-GE3

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    HALOFEN FREE AND ROHS COMPLIANT, LEADLESS, POWERPAK, SOP-8

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    12 Weeks

  • Manufacturer:

    Vishay Intertechnologies

  • YTEOL:

    5.3

  • Case Connection:

    DRAIN

  • Configuration:

    SEPARATE, 2 ELEMENTS WITH BUILT-IN DIODE

  • DS Breakdown Voltage-Min:

    30 V

  • Drain Current-Max (ID):

    15 A

  • Drain-source On Resistance-Max:

    0.0093 Ω

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • JESD-30 Code:

    R-XDSO-C6

  • JESD-609 Code:

    e3

  • Moisture Sensitivity Level:

    1

  • Number of Elements:

    2

  • Number of Terminals:

    6

  • Operating Mode:

    ENHANCEMENT MODE

  • Operating Temperature-Max:

    150 °C

  • Package Body Material:

    UNSPECIFIED

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE

  • Polarity/Channel Type:

    N-CHANNEL

  • Power Dissipation-Max (Abs):

    40 W

  • Pulsed Drain Current-Max (IDM):

    60 A

  • Qualification Status:

    Not Qualified

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    C BEND

  • Terminal Position:

    DUAL

  • Transistor Application:

    SWITCHING

  • Transistor Element Material:

    SILICON

SI7998DP-T1-GE3 Frequently Asked Questions (FAQs)

  • The recommended PCB footprint for the SI7998DP-T1-GE3 is a 5-pin SOT23 package with a 1.5mm x 2.5mm body size. A minimum pad size of 0.5mm x 0.5mm is recommended for reliable soldering.
  • To ensure proper biasing, connect the input pin (VIN) to a stable voltage source between 2.5V to 5.5V, and the enable pin (EN) to a logic-level signal (0V or VIN). The output pin (OUT) should be connected to a load impedance of 1kΩ or higher.
  • The SI7998DP-T1-GE3 is rated for operation from -40°C to 125°C (junction temperature). However, it's recommended to operate within -20°C to 85°C for optimal performance and reliability.
  • Yes, the SI7998DP-T1-GE3 is AEC-Q100 qualified and suitable for high-reliability and automotive applications. However, it's essential to follow the recommended operating conditions and design guidelines to ensure reliable operation.
  • To prevent ESD damage, handle the SI7998DP-T1-GE3 with an anti-static wrist strap or mat, and ensure the workspace is ESD-protected. Avoid touching the device pins or handling the device in environments with high electrostatic potential.

Trust Checks

This model has been provided by an expert contributor.
Expert Contribution
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SI7998DP-T1-GE3 Overview

Use the download button to access the SI7998DP-T1-GE3 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SI799, or try a keyword search, such as Power Field-Effect Transistors

Parts related to SI7998DP-T1-GE3

Showing 0 results