Part Image

74FCT162511ATPVG - Renesas Electronics

Description: The 74FCT162511T 16-bit high-speed, low-power registered/latched transceiver with parity combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. The device has a parity generator/ checker in the A-to-B direction and a parity checker in the B-to-A direction. The 74FCT162511T operates at -40C to +85C

Download 74FCT162511ATPVG Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom