Part Image

74LVC161PW - NXP

Description: 5 V tolerant inputs for interfacing with 5 V logic  Wide supply voltage range from 1.2 V to 3.6 V  CMOS low power consumption  Direct interface with TTL levels  Asynchronous reset  Synchronous counting and loading  Two count enable inputs for n-bit cascading  Positive edge-triggered clock  Complies with JEDEC standard:  JESD8-7A (1.65 V to 1.95 V)  JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V)  Specified from 40 C to +85 C and 40 C to +125 C  ESD protection:  HBM

Download 74LVC161PW Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom