Part Image

8525BGLF - Renesas Electronics

Description: The 8525 is a low skew, high performance 1-to-4 LVCMOS-to-LVHSTL fanout buffer. The 8525 has two selectable clock inputs thataccept LVCMOS or LVTTL input levels and translate them to LVHSTL levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8525 ideal for those applications demanding well defined performance and repeatability.

Download 8525BGLF Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom