Electronic Component Search Engine
Please enter a minimum 3 letters or numbers
Search
Technical Content
ENG
DEU
简体中文
Sign In
Register
97ULP844AHT
- Renesas Electronics
Description:
Low skew, low jitter PLL clock driver; 1 to 4 differential clock distribution (SSTL_18)
Download 97ULP844AHT Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Show Footprint
Show Device
Zoom
Drag mouse to rotate
Mouse wheel to zoom
x
