Part Image

CD40193BKMSR - Renesas Electronics

Description: CD40192BMS presettable BCD up/down counter and the CD40193BMS presettable binary up/down counter each consist of four synchronously clocked, gated D type flip-flops connected as a counter. The inputs consist of four individual jam lines, a PRESET ENABLE control, individual CLOCK UP and CLOCK DOWN signals, and a master RESET. Four buffered Q signal outputs as well as CARRY and BORROW outputs for multiple-stage counting schemes are provided. The counter is cleared so that all outputs are in a low state by a h

Download CD40193BKMSR Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom