Part Image

FIN1101K8X - onsemi

Description: Ultra low power consumption; Open circuit fail safe protection; 3.5 ps max random jitter and 135 ps max deterministic jitter; Packaged in 8-pin SOIC and US8; Up to 1.6 Gb/s full differential path; Meets or exceed the TA/EIA-644-A LVDS standard; Power off protection; LVDS receiver inputs accept LVPECL, HSTL, and SSTL-2 directly; 7 kV HBM ESD protection (all pins); Wide rail-to-rail common mode range; 3.3V power supply operation

Download FIN1101K8X Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
    Zoom
    Zoom Full
    Middle click on footprint to measure