Part Image

MC74ACT273DWR2G - onsemi

Description: Buffered, Asynchronous Master Reset; Eight Edge-Triggered D Flip-Flops; See MC74AC373 for Transparent Latch Version; See MC74AC374 for 3-State Version; See MC74AC377 for Clock Enable Version; Buffered Common Clock; ACT273 Has TTL Compatible Inputs; Outputs Source/Sink 24 mA; Ideal Buffer for MOS Microprocessor or Memory; Pb-Free Packages are Available

Download MC74ACT273DWR2G Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom