Part Image

MC74HC240ADWR2G - onsemi

Description: Outputs Directly Interface to CMOS, NMOS, and TTL; High Noise Immunity Characteristic of CMOS Devices; In Compliance with the Requirements Defined by JEDEC Standard No. 7A; Operating Voltage Range: 2 to 6 V; Output Drive Capability: 15 LSTTL Loads; Chip Complexity: 120 FETs or 30 Equivalent Gates; Low Input Current: 1 mA; Pb-Free Packages are Available*

Download MC74HC240ADWR2G Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom