Part Image

NB3L202KMNTXG - onsemi

Description: 2.5 V ±5% / 3.3 V ±10% Supply Voltage Operation; 2 HCSL Outputs; DB200H Compliant; Individual OE Control Pin for Each Bank of Outputs; 100 ps Max Output−to−Output Skew Performance; 1 ns Typical Propagation Delay; 500 ps Typical Rise and Fall Times; 80 fs Maximum Additive Phase Jitter RMS; Maximum Input Clock Frequency > 350 MHz; PCIe Gen 3 and Gen 4 Compliant

Download NB3L202KMNTXG Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom