Part Image

NPS1001UPZ - Nexperia

Description: 0.5 V to 1.8 V operation voltage • 3 V to 5 V bias voltage • Low RDS,ON: 12 mΩ (typical) at 25 °C, 16 mΩ (maximum) at 85 °C • Enable logic supports 1.2 V logic levels • 0.6 A RMS and 1.5 A peak current capability • Controlled start-up • <200 µs from enable to full enhancement of power FET • Output short tolerant • When supplied by a 4.5 A current limited power supply • Over-temperature shutdown and input UVLO protection • 8 Ω discharge while disabled • Small package footprint • ESD protectio

Download NPS1001UPZ Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom