Part Image

STM8S103F2P3TR - STMicroelectronics

Description: 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline • Extended instruction set Memories • Program memory: 8 Kbyte Flash; data retention 20 years at 55 °C after 10 kcycle • Data memory: 640 byte true data EEPROM; endurance 300 kcycle • RAM: 1 Kbyte

Download STM8S103F2P3TR Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom