Part Image

TSD1JLWH - Taiwan Semiconductor

Description: ● AEC-Q101 qualified ● High ESD capability ● Glass passivated chip junction ● Low forward voltage drop ● Ideal for automated placement ● Moisture sensitivity level: level 1, per J-STD-020 ● RoHS Compliant ● Halogen-free

Download TSD1JLWH Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
    Zoom
    Zoom Full
    Middle click on footprint to measure