Part Image

UPC4072G2-AP - Renesas Electronics

Description: The UPC4072 is a J-FET input operational amplifier. This product is designed as low noise version of th• Input Offset Voltage ±2 mV (TYP.) • Input Bias Current 30 pA (TYP.) • Slew Rate 13 V/μs (TYP.) • Unity Gain Frequency 3 MHz (TYP.) • Input Equivalent Noise Voltage Density 17 nV/ Hz (TYP.) (f = 1 kHz) • Built-In Phase Compensation Circuit • Built-In Output Short Circuit Protection • Standard Dual op-amp terminal connection (pin compatible)e UPC4082. The features of the UPC4072 are more improved in

Download UPC4072G2-AP Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full Zoom Full
Drag mouse to rotate
Mouse wheel to zoom