Part Image

ZL30265LDF1 - Microchip

Description: • Four Flexible Input Clocks • One crystal/CMOS input • Two differential/CMOS inputs • One single-ended/CMOS input • Any input frequency from 9.72MHz to 1.25GHz (300MHz max for CMOS) • Activity monitors, automatic or manual switching • Glitchless clock switching by pin or register • 6 or 10 Any-Frequency, Any-Format Outputs • Any output frequency from 1Hz to 1045MHz • 2 fractional-N APLLs with 0ppm error • Each APLL has a fractional divider and an integer divider to make a total of four indepen

Download ZL30265LDF1 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
    Zoom
    Zoom Full
    Middle click on footprint to measure