Part Image

10CL080YU484C8G - Intel

Description: FPGA Cyclone® 10 LP Family 81264 Cells 484-Pin UBGA Tray

Download 10CL080YU484C8G Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
10CL080YU484C8G - Intel PCB footprint - BGA - BGA - 484-Pin Ultra FineLine Ball-Grid Array (UBGA) - Wire Bond - A:2.05
click to zoom
3D Models
10CL080YU484C8G - Intel  - 3D model - BGA - 484-Pin Ultra FineLine Ball-Grid Array (UBGA) - Wire Bond - A:2.05
click to zoom

10CL080YU484C8G Details

  • Manufacturer Part Number:

    10CL080YU484C8G

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Transferred

  • Package Description:

    UBGA-484

  • Country Of Origin:

    Mainland China, Malaysia, Taiwan, USA, Vietnam

  • ECCN Code:

    3A991

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Intel Corporation

  • YTEOL:

    9.1

  • JESD-30 Code:

    S-PBGA-B484

  • Length:

    19 mm

  • Number of CLBs:

    5079

  • Number of Inputs:

    289

  • Number of Logic Cells:

    81264

  • Number of Outputs:

    289

  • Number of Terminals:

    484

  • Operating Temperature-Max:

    85 °C

  • Organization:

    5079 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    FBGA

  • Package Equivalence Code:

    BGA484,22X22,32

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, FINE PITCH

  • Programmable Logic Type:

    FIELD PROGRAMMABLE GATE ARRAY

  • Seated Height-Max:

    2.05 mm

  • Supply Voltage-Max:

    1.25 V

  • Supply Voltage-Min:

    1.15 V

  • Supply Voltage-Nom:

    1.2 V

  • Surface Mount:

    YES

  • Technology:

    60 nm

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Width:

    19 mm

10CL080YU484C8G Frequently Asked Questions (FAQs)

  • The maximum power consumption of the 10CL080YU484C8G is approximately 2.5W, but this can vary depending on the specific design and usage.
  • To implement a CDC in the 10CL080YU484C8G, you can use the Intel Quartus Prime software to synchronize clock domains using asynchronous FIFOs or synchronizers. You can also use the built-in CDC IP cores provided by Intel.
  • The maximum frequency of the 10CL080YU484C8G depends on the specific design and usage, but it can operate at frequencies up to 500 MHz.
  • To optimize the 10CL080YU484C8G for low power consumption, you can use the Intel Quartus Prime software to enable power-saving features such as clock gating, voltage scaling, and dynamic voltage and frequency scaling (DVFS). You can also use the PowerPlay power analysis tool to identify areas of high power consumption and optimize your design accordingly.
  • The 10CL080YU484C8G has a total of 80,000 logic elements (LEs) available for use in your design.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

10CL080YU484C8G Overview

Use the download button to access the 10CL080YU484C8G schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like 10CL0, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to 10CL080YU484C8G

Showing 0 results