Description:The 85311 is a low skew, high performance 1-to-2 Differential-to-2.5V/3.3V ECL/LVPECL Fanout Buffer. The CLK, nCLK pair can accept most standard differential input levels. The 85311 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 85311 ideal for those clock distribution applications demanding well defined performance and repeatability.
Renesas provides a recommended PCB layout guide in their application note (R01AN4461EJ0100) which includes thermal design considerations, such as thermal vias, copper pours, and component placement.
Renesas recommends a specific power sequencing scheme in their application note (R01AN4461EJ0100) to ensure proper device operation. The sequence involves powering up the VCC, VCCIO, and VREF pins in a specific order.
Renesas recommends using high-frequency, low-ESR decoupling capacitors (e.g., 100nF, 1uF, and 10uF) placed close to the device's power pins to minimize noise and ensure stable operation.
Renesas provides guidelines for JTAG interface handling during production testing in their application note (R01AN4461EJ0100). This includes using a JTAG adapter, setting the JTAG clock frequency, and using a boundary scan tool.
The exposed pad on the 85311AMLFT is a thermal pad that requires proper thermal design considerations. Renesas recommends using thermal vias, thermal interface material, and a heat sink to ensure efficient heat dissipation.
Trust Checks
This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
85311AMLFT Overview
Use the download button to access the 85311AMLFT schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like 85311,
or try a keyword search, such as Clock Drivers
