Part Image

ESDLC3V3LB-TP - MCC

Description: 11V Clamp Ipp Tvs Diode Surface Mount 2-DFN1006

Download ESDLC3V3LB-TP Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
ESDLC3V3LB-TP - MCC PCB footprint - Other - Other - ESDLC3V3LB-TP-1
click to zoom
3D Models
ESDLC3V3LB-TP - MCC  - 3D model - Other - ESDLC3V3LB-TP-1
click to zoom

ESDLC3V3LB-TP Details

  • Manufacturer Part Number:

    ESDLC3V3LB-TP

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    DFN1006-2, 2 PIN

  • Country Of Origin:

    Mainland China

  • ECCN Code:

    EAR99

  • HTS Code:

    8541.10.00.50

  • Manufacturer:

    Micro Commercial Components

  • YTEOL:

    6

  • Additional Feature:

    ULTRA LOW CAPACITANCE

  • Breakdown Voltage-Max:

    6.8 V

  • Breakdown Voltage-Min:

    4.3 V

  • Clamping Voltage-Max:

    11 V

  • Configuration:

    SINGLE

  • Diode Element Material:

    SILICON

  • Diode Type:

    TRANS VOLTAGE SUPPRESSOR DIODE

  • JESD-30 Code:

    R-PBCC-N2

  • JESD-609 Code:

    e3

  • Moisture Sensitivity Level:

    1

  • Non-rep Peak Rev Power Dis-Max:

    20 W

  • Number of Elements:

    1

  • Number of Terminals:

    2

  • Operating Temperature-Max:

    125 °C

  • Operating Temperature-Min:

    -55 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Shape:

    RECTANGULAR

  • Package Style:

    CHIP CARRIER

  • Peak Reflow Temperature (Cel):

    260

  • Polarity:

    BIDIRECTIONAL

  • Reference Standard:

    IEC-61000-4-2, 4-4

  • Rep Pk Reverse Voltage-Max:

    3.3 V

  • Reverse Current-Max:

    0.1 µA

  • Surface Mount:

    YES

  • Technology:

    AVALANCHE

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    NO LEAD

  • Terminal Position:

    BOTTOM

  • Time@Peak Reflow Temperature-Max (s):

    10

ESDLC3V3LB-TP Frequently Asked Questions (FAQs)

  • A good PCB layout for the ESDLC3V3LB-TP involves keeping the input and output traces as short as possible, using a solid ground plane, and placing the device close to the protected line to minimize parasitic inductance.
  • The ESDLC3V3LB-TP is designed to handle surge pulses up to 25kV and can tolerate multiple surges without degradation. However, it's essential to follow the recommended PCB layout and installation guidelines to ensure optimal surge protection.
  • The ESDLC3V3LB-TP is rated for operation from -40°C to 85°C, making it suitable for a wide range of applications, including industrial, automotive, and consumer electronics.
  • Yes, the ESDLC3V3LB-TP can be used in high-speed data lines, but it's essential to consider the device's capacitance and impedance characteristics to ensure signal integrity. The device is suitable for data rates up to 1 Gbps, but may introduce signal attenuation and distortion at higher frequencies.
  • To prevent damage, it's essential to store the ESDLC3V3LB-TP in a dry, cool place, away from direct sunlight and moisture. Handling should be done with anti-static wrist straps or mats to prevent electrostatic discharge damage.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

ESDLC3V3LB-TP Overview

Use the download button to access the ESDLC3V3LB-TP schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like ESDLC, or try a keyword search, such as Transient Suppressors

Parts related to ESDLC3V3LB-TP

Showing 0 results