Part Image

FDMS3500 - onsemi

Description: N-Channel PowerTrench® MOSFET 75V, 49A, 14.5mΩ

Download FDMS3500 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
3D Models
FDMS3500 - onsemi  - 3D model
click to zoom
Note! To download footprints and symbols, use the build and request forms below

Build

Launch Build Wizard
Build Wizard not available for this package category!

Request (48 hours)

FDMS3500 Details

  • Manufacturer Part Number:

    FDMS3500

  • Brand Name:

    onsemi

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    PQFN-8

  • Package Description:

    ROHS COMPLIANT, POWER 56, 8 PIN

  • Manufacturer Package Code:

    483AE

  • Country Of Origin:

    Mainland China

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    37 Weeks

  • Manufacturer:

    onsemi

  • YTEOL:

    0

  • Avalanche Energy Rating (Eas):

    384 mJ

  • Case Connection:

    DRAIN

  • Configuration:

    SINGLE WITH BUILT-IN DIODE

  • DS Breakdown Voltage-Min:

    75 V

  • Drain Current-Max (ID):

    9.2 A

  • Drain-source On Resistance-Max:

    0.0145 Ω

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • JESD-30 Code:

    R-PDSO-N5

  • JESD-609 Code:

    e3

  • Moisture Sensitivity Level:

    1

  • Number of Elements:

    1

  • Number of Terminals:

    5

  • Operating Mode:

    ENHANCEMENT MODE

  • Operating Temperature-Max:

    150 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE

  • Peak Reflow Temperature (Cel):

    260

  • Polarity/Channel Type:

    N-CHANNEL

  • Power Dissipation-Max (Abs):

    96 W

  • Pulsed Drain Current-Max (IDM):

    100 A

  • Qualification Status:

    Not Qualified

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn) - annealed

  • Terminal Form:

    NO LEAD

  • Terminal Position:

    DUAL

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Transistor Application:

    SWITCHING

  • Transistor Element Material:

    SILICON

FDMS3500 Frequently Asked Questions (FAQs)

  • A 4-layer PCB with a solid ground plane and a separate power plane is recommended. Keep the input and output traces as short as possible and use a common mode choke to reduce EMI.
  • The FDMS3500 requires a bias voltage of 5V on the VCC pin and a bias current of 10mA on the IBIAS pin. Ensure the bias voltage is stable and noise-free for optimal performance.
  • The maximum allowable voltage on the input pins is 6V. Exceeding this voltage may damage the device.
  • Use a low-pass filter with a cutoff frequency of 100kHz to filter out noise and EMI in the output. You can also use a ferrite bead or a common mode choke to reduce EMI.
  • The typical settling time of the FDMS3500 output is 10us. However, this may vary depending on the input signal frequency and amplitude.

Trust Checks

No trust score is available for this model.
Trust Score Unavailable
Sponsored

FDMS3500 Overview

Use the download button to access the FDMS3500 3D model. You can still request or build the schematic symbol and PCB footprint by using the respective build or request forms on this page.
To find more CAD model downloads similar to this part, try a partial part number search, like FDMS3, or try a keyword search, such as Power Field-Effect Transistors

Parts related to FDMS3500

Showing 0 results

Select Package Category

Package Categories

Datasheet PDF Preview