The maximum safe operating area (SOA) for the FDPF39N20 is not explicitly stated in the datasheet. However, onsemi provides an SOA curve in the application note AND8199/D, which shows the maximum allowable drain-source voltage and current combinations for the device.
To ensure proper thermal management, it's essential to provide a good thermal path from the device to a heat sink or the PCB. Use a thermal interface material (TIM) with a thermal conductivity of at least 1 W/m-K, and ensure the heat sink is properly attached to the device. The maximum junction temperature (Tj) is 175°C, so monitor the device temperature and adjust the thermal design accordingly.
The recommended gate drive voltage for the FDPF39N20 is between 10 V and 15 V. A higher gate drive voltage can reduce the on-state resistance (Rds(on)) and improve switching performance, but it also increases the gate charge and power losses.
To minimize EMI, use a low-pass filter or a ferrite bead in series with the drain-source circuit to reduce high-frequency noise. Additionally, use a shielded cable or a twisted pair for the gate drive signal, and keep the PCB layout compact to reduce radiation.
The maximum allowable drain-source voltage (Vds) for the FDPF39N20 is 200 V. However, the device can withstand voltage transients up to 250 V for a short duration (typically < 1 ms).
Trust Checks
This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
FDPF39N20 Overview
Use the download button to access the FDPF39N20 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like FDPF3,
or try a keyword search, such as Power Field-Effect Transistors
