Please enter a minimum 3 letters or numbers
Technical Content
Part Image

FOD8173T - onsemi

Description: 20 kV/µs Minimum CMTI; 20 Mbit/sec Date Rate (NRZ) 55ns max. Propagation Delay 20ns max. Pulse Width Distortion; 3.3 V and 5 V CMOS Compatibility; Specifications Guaranteed Over 3 V to 5.5 V supply voltage and −40 to 100°C extended industrial temperature range; UL1577, 5,000 VACRMS for 1 min. DIN−EN/IEC60747−5−5, 1,140 V peak working insulation voltage for FOD8173T; FOD8173T − 8 mm Creepage and Clearance Distance, and 0.4 mm insulation distance

Download FOD8173T Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Send part feedback
Symbol
FOD8173T - onsemi - PCB symbol
click to zoom
PCB Footprints
FOD8173T - onsemi PCB footprint - Small Outline Packages - Small Outline Packages - FOD8173T
click to zoom
3D Models
FOD8173T - onsemi - 3D model - Small Outline Packages - FOD8173T
click to zoom

FOD8173T Details

  • Manufacturer Part Number:

    FOD8173T

  • Brand Name:

    onsemi

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Part Package Code:

    SOIC6 W

  • Package Description:

    SOP-6

  • Manufacturer Package Code:

    751EM

  • Country Of Origin:

    Thailand

  • HTS Code:

    8541.40.80.00

  • Factory Lead Time:

    15 Weeks

  • Date Of Intro:

    2018-07-24

  • Manufacturer:

    onsemi

  • YTEOL:

    9

  • Additional Feature:

    UL APPROVED

  • Configuration:

    SINGLE

  • Data Rate-Nom:

    20 MBps

  • Forward Current-Max:

    0.02 A

  • Isolation Voltage-Max:

    5000 V

  • JESD-609 Code:

    e3

  • Mounting Feature:

    SURFACE MOUNT

  • Number of Elements:

    1

  • Number of Functions:

    1

  • On-State Current-Max:

    0.01 A

  • Operating Temperature-Max:

    100 °C

  • Operating Temperature-Min:

    -40 °C

  • Optoelectronic Device Type:

    LOGIC IC OUTPUT OPTOCOUPLER

  • Packing Method:

    TUBE

  • Response Time-Nom:

    7e-9 ns

  • Supply Voltage-Min:

    3 V

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn) - annealed

FOD8173T Frequently Asked Questions (FAQs)

  • A good PCB layout for FOD8173T involves keeping the input and output traces separate, using a ground plane, and minimizing the length of the traces to reduce EMI and noise. A 4-layer PCB with a dedicated ground plane is recommended.
  • To ensure proper biasing, connect the VCC pin to a stable 5V power supply, and the GND pin to a solid ground plane. The input pin should be biased to a voltage between 0.8V and 2.5V, depending on the application.
  • The maximum allowable voltage on the input pin of FOD8173T is 5.5V. Exceeding this voltage may damage the device.
  • FOD8173T has built-in ESD protection, but it's still recommended to follow proper ESD handling procedures during assembly and testing. Use an ESD wrist strap or mat, and handle the device by the body or pins, not the leads.
  • The typical propagation delay of FOD8173T is around 10ns to 20ns, depending on the input signal frequency and amplitude. This delay can affect the overall system performance, so it's essential to consider it in the design.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

FOD8173T Overview

Use the download button to access the FOD8173T schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like FOD81, or try a keyword search, such as Optocoupler

Parts related to FOD8173T

Showing 0 results

Part Image

← Prev Next →
About Us Contact Us Terms of Service Do not sell or share my personal information Privacy Policy Digital Services Act Library Loader Twitter LinkedIn

All content Copyright © 2020, Supplyframe.com. All rights reserved. Back to top ↑