The recommended land pattern for JZ500 is a rectangular pad with a size of 2.5mm x 1.25mm, with a non-solder mask defined (NSMD) pad and a solder mask opening of 2.2mm x 1.0mm.
Handle the JZ500 by the edges or the body, avoiding touching the terminations or the capacitor body to prevent damage from electrostatic discharge (ESD). Use an ESD wrist strap or mat if possible.
The maximum voltage derating for JZ500 is 80% of the rated voltage. For example, if the rated voltage is 50V, the maximum operating voltage should be 40V or less.
JZ500 is rated for operation up to 125°C. However, the capacitance and ESR may degrade at high temperatures. Consult the datasheet for temperature derating curves and consider using a higher temperature-rated capacitor if necessary.
The ESR of JZ500 can be determined by measuring the impedance of the capacitor at a specific frequency (e.g., 100 kHz) using an impedance analyzer or a network analyzer. The ESR is typically specified in the datasheet as a maximum value.
Trust Checks
This model has been provided by an expert contributor.
Expert Contribution
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
JZ500 Overview
Use the download button to access the JZ500 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search
or try a keyword search, such as Variable Capacitors