Part Image

LC4128V-27TN100C - Lattice Semiconductor

Description: CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD

Download LC4128V-27TN100C Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
LC4128V-27TN100C - Lattice Semiconductor PCB footprint - Quad Flat Packages - Quad Flat Packages - TN100
click to zoom
3D Models
LC4128V-27TN100C - Lattice Semiconductor  - 3D model - Quad Flat Packages - TN100
click to zoom

LC4128V-27TN100C Details

  • Manufacturer Part Number:

    LC4128V-27TN100C

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Part Package Code:

    QFP

  • Package Description:

    TQFP-100

  • Pin Count:

    100

  • Country Of Origin:

    Indonesia, Malaysia

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Lattice Semiconductor Corporation

  • YTEOL:

    10

  • Architecture:

    PAD-TYPE

  • Clock Frequency-Max:

    222 MHz

  • In-System Programmable:

    YES

  • JESD-30 Code:

    S-PQFP-G100

  • JESD-609 Code:

    e3

  • JTAG BST:

    YES

  • Length:

    14 mm

  • Moisture Sensitivity Level:

    3

  • Number of Dedicated Inputs:

    10

  • Number of I/O Lines:

    64

  • Number of Inputs:

    74

  • Number of Macro Cells:

    128

  • Number of Outputs:

    64

  • Number of Product Terms:

    83

  • Number of Terminals:

    100

  • Operating Temperature-Max:

    90 °C

  • Organization:

    10 DEDICATED INPUTS, 64 I/O

  • Output Function:

    MACROCELL

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFQFP

  • Package Equivalence Code:

    QFP100,.63SQ,20

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    EE PLD

  • Propagation Delay:

    2.7 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    3.6 V

  • Supply Voltage-Min:

    3 V

  • Supply Voltage-Nom:

    3.3 V

  • Surface Mount:

    YES

  • Terminal Finish:

    MATTE TIN

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Time@Peak Reflow Temperature-Max (s):

    40

  • Width:

    14 mm

LC4128V-27TN100C Frequently Asked Questions (FAQs)

  • The recommended power-up sequence is to apply VCCIO first, followed by VCCINT. This ensures that the I/O banks are powered up before the internal logic.
  • To implement a CDC, use a synchronizer circuit or a FIFO-based CDC to transfer data between clock domains. The LC4128V-27TN100C has built-in FIFOs and synchronizers that can be used for this purpose.
  • The maximum frequency of the LC4128V-27TN100C is 250 MHz, but this can vary depending on the specific application and design.
  • To optimize power consumption, use the power management features of the LC4128V-27TN100C, such as clock gating, power gating, and dynamic voltage and frequency scaling. Additionally, optimize the design to minimize switching activity and use low-power modes when possible.
  • The maximum current rating of the LC4128V-27TN100C is 1.5 A for VCCIO and 1.2 A for VCCINT, but this can vary depending on the specific application and design.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

LC4128V-27TN100C Overview

Use the download button to access the LC4128V-27TN100C schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like LC412, or try a keyword search, such as Programmable Logic Devices

Parts related to LC4128V-27TN100C

Showing 0 results