Part Image

LC4128V-75TN100E - Lattice Semiconductor

Description: CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD

Download LC4128V-75TN100E Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
LC4128V-75TN100E - Lattice Semiconductor PCB footprint - Quad Flat Packages - Quad Flat Packages - tqfp-100
click to zoom
3D Models
LC4128V-75TN100E - Lattice Semiconductor  - 3D model - Quad Flat Packages - tqfp-100
click to zoom

LC4128V-75TN100E Details

  • Manufacturer Part Number:

    LC4128V-75TN100E

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Part Package Code:

    QFP

  • Package Description:

    TQFP-100

  • Pin Count:

    100

  • Country Of Origin:

    Indonesia, Malaysia

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Lattice Semiconductor Corporation

  • YTEOL:

    10

  • Architecture:

    PAD-TYPE

  • Clock Frequency-Max:

    111 MHz

  • In-System Programmable:

    YES

  • JESD-30 Code:

    S-PQFP-G100

  • JESD-609 Code:

    e3

  • JTAG BST:

    YES

  • Length:

    14 mm

  • Moisture Sensitivity Level:

    3

  • Number of Dedicated Inputs:

    10

  • Number of I/O Lines:

    64

  • Number of Inputs:

    74

  • Number of Macro Cells:

    128

  • Number of Outputs:

    64

  • Number of Product Terms:

    83

  • Number of Terminals:

    100

  • Operating Temperature-Max:

    130 °C

  • Operating Temperature-Min:

    -40 °C

  • Organization:

    10 DEDICATED INPUTS, 64 I/O

  • Output Function:

    MACROCELL

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFQFP

  • Package Equivalence Code:

    QFP100,.63SQ,20

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    EE PLD

  • Propagation Delay:

    7.5 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    3.6 V

  • Supply Voltage-Min:

    3 V

  • Supply Voltage-Nom:

    3.3 V

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Time@Peak Reflow Temperature-Max (s):

    40

  • Width:

    14 mm

LC4128V-75TN100E Frequently Asked Questions (FAQs)

  • The recommended power-up sequence is to apply VCCIO first, followed by VCCINT, and then VREF. This ensures that the internal voltage regulators are powered up correctly.
  • To implement a reliable JTAG chain, ensure that each device has a unique TDI/TDO pin connection, and use a JTAG cable with a 1-kΩ resistor in series with the TCK signal to prevent signal reflection.
  • The maximum frequency for the PLL is 400 MHz. However, the actual frequency may vary depending on the specific application and operating conditions.
  • No, the LC4128V-75TN100E is not designed for radiation-hardened applications. It is intended for commercial use only.
  • To optimize power consumption, use the device's power-saving features, such as clock gating and dynamic voltage frequency scaling. Additionally, optimize the design to minimize switching activity and use low-power modes when possible.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

LC4128V-75TN100E Overview

Use the download button to access the LC4128V-75TN100E schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like LC412, or try a keyword search, such as Programmable Logic Devices

Parts related to LC4128V-75TN100E

Showing 0 results