Part Image

MC100EP35DTG - onsemi

Description: Maximum Frequency > 3 GHz Typical; NECL Mode Operating Range: VCC = 0 V with VEE = -3.0V to -5.5V; Q Output will default LOW with inputs open or at VEE; 410 ps Propagation Delay; PECL Mode Operatio Range: VCC = 3.0 V to 5.5 V with VEE = 0 V; Open Input Default State; Pb-Free Packages are Available

Download MC100EP35DTG Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
MC100EP35DTG - onsemi PCB footprint - Small Outline Packages - Small Outline Packages - MC100EP35DTG
click to zoom
3D Models
MC100EP35DTG - onsemi  - 3D model - Small Outline Packages - MC100EP35DTG
click to zoom

MC100EP35DTG Details

  • Manufacturer Part Number:

    MC100EP35DTG

  • Brand Name:

    onsemi

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Not Recommended

  • Part Package Code:

    TSSOP 8 3.0x3.0x0.95 mm

  • Package Description:

    TSSOP-8

  • Pin Count:

    8

  • Manufacturer Package Code:

    948R-02

  • Country Of Origin:

    Malaysia

  • HTS Code:

    8542.39.00.60

  • Factory Lead Time:

    41 Weeks

  • Manufacturer:

    onsemi

  • YTEOL:

    3

  • Additional Feature:

    NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V

  • Family:

    100E

  • JESD-30 Code:

    S-PDSO-G8

  • JESD-609 Code:

    e3

  • Length:

    3 mm

  • Logic IC Type:

    J-K FLIP-FLOP

  • Max Frequency@Nom-Sup:

    3000000000 Hz

  • Moisture Sensitivity Level:

    3

  • Number of Bits:

    2

  • Number of Functions:

    1

  • Number of Terminals:

    8

  • Operating Temperature-Max:

    85 °C

  • Operating Temperature-Min:

    -40 °C

  • Output Polarity:

    COMPLEMENTARY

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    TSSOP

  • Package Equivalence Code:

    TSSOP8,.19

  • Package Shape:

    SQUARE

  • Package Style:

    SMALL OUTLINE, THIN PROFILE, SHRINK PITCH

  • Packing Method:

    RAIL

  • Peak Reflow Temperature (Cel):

    260

  • Power Supply Current-Max (ICC):

    50 mA

  • Prop. Delay@Nom-Sup:

    0.575 ns

  • Propagation Delay (tpd):

    0.49 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.1 mm

  • Supply Voltage-Max (Vsup):

    5.5 V

  • Supply Voltage-Min (Vsup):

    3 V

  • Supply Voltage-Nom (Vsup):

    3.3 V

  • Surface Mount:

    YES

  • Technology:

    ECL

  • Temperature Grade:

    INDUSTRIAL

  • Terminal Finish:

    Matte Tin (Sn) - annealed

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.65 mm

  • Terminal Position:

    DUAL

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Trigger Type:

    POSITIVE EDGE

  • Width:

    3 mm

MC100EP35DTG Frequently Asked Questions (FAQs)

  • A good PCB layout for the MC100EP35DTG involves keeping the input and output traces short and symmetrical, using a solid ground plane, and minimizing the distance between the device and the load. Additionally, it's recommended to use a low-impedance power supply and to decouple the power pins with capacitors.
  • Proper termination of the MC100EP35DTG involves using a termination resistor that matches the impedance of the transmission line. The recommended termination scheme is a 50-ohm resistor to VCC or GND, depending on the signal polarity. Additionally, it's recommended to use a series resistor to limit the current and prevent signal reflections.
  • The MC100EP35DTG has an operating temperature range of -40°C to +85°C. However, it's recommended to derate the device's performance at higher temperatures to ensure reliable operation.
  • The MC100EP35DTG has built-in ESD protection, but it's still recommended to follow proper ESD handling procedures during assembly and testing. This includes using an ESD wrist strap, ESD mat, and ESD-safe packaging materials.
  • A good power supply decoupling scheme for the MC100EP35DTG involves using a combination of ceramic and electrolytic capacitors. A 0.1uF ceramic capacitor should be placed close to the device's power pins, and a 10uF electrolytic capacitor should be placed further away to filter out low-frequency noise.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

MC100EP35DTG Overview

Use the download button to access the MC100EP35DTG schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like MC100, or try a keyword search, such as FF/Latches

Parts related to MC100EP35DTG

Showing 0 results