The MX25L25673GM2I-08G has a minimum of 100,000 erase cycles, but the actual number may vary depending on usage and environmental conditions.
The HOLD# signal should be kept low during read and write operations. If the HOLD# signal is asserted high, the device will enter a 'hold' state, and all operations will be suspended until the HOLD# signal is de-asserted.
The recommended power-up sequence is to apply VCC first, followed by VPP (if used), and then the clock signal. This ensures that the device is properly initialized and ready for operation.
The WP# signal should be tied high to enable write operations. If WP# is tied low, the device will be in a write-protected state, and all write operations will be blocked.
The MX25L25673GM2I-08G has a maximum operating frequency of 133 MHz, but the actual frequency may be limited by the system design and environmental conditions.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
MX25L25673GM2I-08G Overview
Use the download button to access the MX25L25673GM2I-08G schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like MX25L,
or try a keyword search, such as Flash Memories
Suggested Parts
If you searched for MX25L25673GM2I-08G, you might also be interested in these parts: