Part Image

R5F563NADDBG#U0 - Renesas Electronics

Description: RX63N Group microcontrollers come in a comprehensive memory vs. package lineup to suit your system scale. In addition to standard functions such as 12-bit A/D converter, motor control timers, SCI, RSPI, I2C, CAN, and safety features, connectivity functions such as Ethernet and USB host have been enhanced. The lineup also includes products possessing specialized functions, such as sensing/image display using a CMOS camera, or security (hardware AES encryption). Products that support high-temperature (105°C)

Download R5F563NADDBG#U0 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
R5F563NADDBG#U0 - Renesas Electronics PCB footprint - BGA - BGA - PLBG0176GA-A (176-Pin BGA)
click to zoom
3D Models
R5F563NADDBG#U0 - Renesas Electronics  - 3D model - BGA - PLBG0176GA-A (176-Pin BGA)
click to zoom

R5F563NADDBG#U0 Details

  • Manufacturer Part Number:

    R5F563NADDBG#U0

  • Brand Name:

    Renesas

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Not Recommended

  • Part Package Code:

    LFBGA

  • Package Description:

    13 X 13 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, PLASTIC, LFBGA-176

  • Pin Count:

    176

  • Manufacturer Package Code:

    PLBG0176GA

  • ECCN Code:

    3A991.a.2

  • HTS Code:

    8542.31.00.25

  • Factory Lead Time:

    12 Weeks

  • Manufacturer:

    Renesas Electronics Corporation

  • YTEOL:

    3

  • Has ADC:

    YES

  • Address Bus Width:

    32

  • Bit Size:

    32

  • Boundary Scan:

    YES

  • CPU Family:

    RX

  • Clock Frequency-Max:

    50 MHz

  • DAC Channels:

    YES

  • DMA Channels:

    YES

  • External Data Bus Width:

    32

  • JESD-30 Code:

    S-PBGA-B176

  • Length:

    13 mm

  • Number of DMA Channels:

    6

  • Number of I/O Lines:

    134

  • Number of Terminals:

    176

  • Number of Timers:

    26

  • On Chip Program ROM Width:

    8

  • Operating Temperature-Max:

    85 °C

  • Operating Temperature-Min:

    -40 °C

  • PWM Channels:

    YES

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFBGA

  • Package Equivalence Code:

    BGA176,15X15,32

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    NOT SPECIFIED

  • Qualification Status:

    Not Qualified

  • RAM (bytes):

    131072

  • ROM (words):

    786432

  • ROM Programmability:

    FLASH

  • Seated Height-Max:

    1.4 mm

  • Speed:

    100 MHz

  • Supply Current-Max:

    100 mA

  • Supply Voltage-Max:

    3.6 V

  • Supply Voltage-Min:

    3 V

  • Supply Voltage-Nom:

    3 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Temperature Grade:

    INDUSTRIAL

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Time@Peak Reflow Temperature-Max (s):

    NOT SPECIFIED

  • Width:

    13 mm

  • uPs/uCs/Peripheral ICs Type:

    MICROCONTROLLER

R5F563NADDBG#U0 Frequently Asked Questions (FAQs)

  • The recommended power-on sequence is to first apply the power supply voltage (VCC) and then the clock signal (CLK). This ensures that the device powers up correctly and avoids any potential latch-up or damage.
  • The clock settings can be configured through the Clock Control Register (CCR). The CCR allows you to select the clock source, set the clock frequency, and enable or disable the clock output. Refer to the datasheet for the specific register addresses and bit settings.
  • The maximum operating temperature range for the R5F563NADDBG#U0 is -40°C to +85°C. However, it's recommended to operate the device within the industrial temperature range of -20°C to +70°C for optimal performance and reliability.
  • The R5F563NADDBG#U0 has a built-in watchdog timer (WDT) that can be enabled and configured through the Watchdog Timer Control Register (WTCSR). The WDT can be set to generate a reset signal if the timer expires, and the timeout period can be adjusted through the WTCSR.
  • The NMI pin is used to generate a non-maskable interrupt signal to the CPU. This signal can be used to trigger an interrupt service routine (ISR) that cannot be masked or disabled by the CPU. The NMI pin is typically used for critical system events, such as a power failure or a system reset.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

R5F563NADDBG#U0 Overview

Use the download button to access the R5F563NADDBG#U0 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like R5F56, or try a keyword search, such as Microcontrollers

Parts related to R5F563NADDBG#U0

Showing 0 results