Please enter a minimum 3 letters or numbers
Technical Content
Part Image

SIR404DP-T1-GE3 - Vishay

Description: MOSFET 20V Vds 12V Vgs PowerPAK SO-8

Download SIR404DP-T1-GE3 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Send part feedback
Symbol
SIR404DP-T1-GE3 - Vishay - PCB symbol
click to zoom
PCB Footprints
SIR404DP-T1-GE3 - Vishay PCB footprint - Other - Other - PowerPAK® SO-8 Single_1-1
click to zoom
3D Models
SIR404DP-T1-GE3 - Vishay - 3D model - Other - PowerPAK® SO-8 Single_1-1
click to zoom

SIR404DP-T1-GE3 Details

  • Manufacturer Part Number:

    SIR404DP-T1-GE3

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    HALOFEN FREE AND ROHS COMPLIANT, LEADLESS, POWERPAK, SOP-8

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    15 Weeks

  • Manufacturer:

    Vishay Intertechnologies

  • YTEOL:

    5.3

  • Avalanche Energy Rating (Eas):

    125 mJ

  • Case Connection:

    DRAIN

  • Configuration:

    SINGLE WITH BUILT-IN DIODE

  • DS Breakdown Voltage-Min:

    20 V

  • Drain Current-Max (ID):

    45.6 A

  • Drain-source On Resistance-Max:

    0.00175 Ω

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • JESD-30 Code:

    R-XDSO-C5

  • JESD-609 Code:

    e3

  • Number of Elements:

    1

  • Number of Terminals:

    5

  • Operating Mode:

    ENHANCEMENT MODE

  • Operating Temperature-Max:

    150 °C

  • Package Body Material:

    UNSPECIFIED

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE

  • Polarity/Channel Type:

    N-CHANNEL

  • Power Dissipation-Max (Abs):

    104 W

  • Pulsed Drain Current-Max (IDM):

    100 A

  • Qualification Status:

    Not Qualified

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    C BEND

  • Terminal Position:

    DUAL

  • Transistor Element Material:

    SILICON

SIR404DP-T1-GE3 Frequently Asked Questions (FAQs)

  • The recommended land pattern for SIR404DP-T1-GE3 can be found in the Vishay Intertechnologies' application note 'Land Pattern Recommendations for SIR Packages' (document number: 31511).
  • For optimal thermal management, ensure a good thermal interface between the device and the heat sink or PCB. Apply a thin layer of thermal interface material (TIM) and follow the recommended mounting procedures outlined in the datasheet.
  • The maximum allowable voltage derating for SIR404DP-T1-GE3 is 80% of the rated voltage. However, it's recommended to consult with a Vishay Intertechnologies' application engineer for specific derating guidelines tailored to your application.
  • While SIR404DP-T1-GE3 is a high-reliability device, it's essential to consult with Vishay Intertechnologies' sales team or application engineers to discuss specific requirements and ensure the device meets the necessary qualifications and certifications for your high-reliability or aerospace application.
  • SIR404DP-T1-GE3 has an MSL rating of 3. Handle the device with care, following the recommended handling and storage procedures outlined in the datasheet and industry-standard IPC/JEDEC J-STD-033C.

Trust Checks

This model has been provided by an expert contributor.
Expert Contribution
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SIR404DP-T1-GE3 Overview

Use the download button to access the SIR404DP-T1-GE3 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SIR40, or try a keyword search, such as Power Field-Effect Transistors

Parts related to SIR404DP-T1-GE3

Showing 0 results

Part Image

← Prev Next →
About Us Contact Us Terms of Service Do not sell or share my personal information Privacy Policy Digital Services Act Library Loader Twitter LinkedIn

All content Copyright © 2020, Supplyframe.com. All rights reserved. Back to top ↑