Part Image

SQD50P04-13L_GE3 - Vishay

Description: P-Channel 40 V 50A (Tc) 3W (Ta), 136W (Tc) Surface Mount TO-252AA

Download SQD50P04-13L_GE3 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
SQD50P04-13L_GE3 - Vishay PCB footprint - Other - Other - SQD50P04-13L_GE3-1
click to zoom
3D Models
SQD50P04-13L_GE3 - Vishay  - 3D model - Other - SQD50P04-13L_GE3-1
click to zoom

SQD50P04-13L_GE3 Details

  • Manufacturer Part Number:

    SQD50P04-13L_GE3

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Not Recommended

  • Package Description:

    HALOGEN FREE AND ROHS COMPLIANT PACKAGE-3

  • Reach Compliance Code:

    Compliant

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    18 Weeks

  • Manufacturer:

    Vishay Intertechnologies

  • YTEOL:

    3

  • Avalanche Energy Rating (Eas):

    80 mJ

  • Case Connection:

    DRAIN

  • Configuration:

    SINGLE WITH BUILT-IN DIODE

  • DS Breakdown Voltage-Min:

    40 V

  • Drain Current-Max (ID):

    50 A

  • Drain-source On Resistance-Max:

    0.017 Ω

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • JEDEC-95 Code:

    TO-252

  • JESD-30 Code:

    R-PSSO-G2

  • JESD-609 Code:

    e3

  • Moisture Sensitivity Level:

    1

  • Number of Elements:

    1

  • Number of Terminals:

    2

  • Operating Mode:

    ENHANCEMENT MODE

  • Operating Temperature-Max:

    175 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE

  • Peak Reflow Temperature (Cel):

    260

  • Polarity/Channel Type:

    P-CHANNEL

  • Pulsed Drain Current-Max (IDM):

    100 A

  • Qualification Status:

    Not Qualified

  • Surface Mount:

    YES

  • Terminal Finish:

    MATTE TIN

  • Terminal Form:

    GULL WING

  • Terminal Position:

    SINGLE

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Transistor Element Material:

    SILICON

SQD50P04-13L_GE3 Frequently Asked Questions (FAQs)

  • The recommended land pattern for SQD50P04-13L_GE3 is a rectangular pad with a size of 1.5 mm x 2.5 mm, with a solder mask clearance of 0.2 mm.
  • Yes, SQD50P04-13L_GE3 is rated for operation up to 150°C, but it's recommended to derate the power handling at high temperatures to ensure reliability.
  • It's recommended to use a wrist strap or anti-static mat when handling SQD50P04-13L_GE3 to prevent ESD damage. Additionally, ensure that the PCB design includes ESD protection components, such as TVS diodes or ESD arrays.
  • Store SQD50P04-13L_GE3 in a dry, cool place, away from direct sunlight and moisture. The recommended storage temperature range is -40°C to 30°C, and the relative humidity should be below 60%.
  • Yes, SQD50P04-13L_GE3 is rated for operation in humid environments, but it's recommended to use conformal coating or potting to protect the device from moisture ingress.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SQD50P04-13L_GE3 Overview

Use the download button to access the SQD50P04-13L_GE3 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SQD50, or try a keyword search, such as Power Field-Effect Transistors

Parts related to SQD50P04-13L_GE3

Showing 0 results