Part Image

SSM3K339R - Toshiba

Description: N-ch MOSFET, 40 V, 2.0 A, 0.198 Ω@4.5V, SOT-23F

Download SSM3K339R Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
SSM3K339R - Toshiba PCB footprint - Other - Other - 2-3Z1S
click to zoom
3D Models
SSM3K339R - Toshiba  - 3D model - Other - 2-3Z1S
click to zoom

SSM3K339R Details

  • Manufacturer Part Number:

    SSM3K339R

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    16 Weeks

  • Manufacturer:

    Toshiba America Electronic Components

  • YTEOL:

    5.4

  • Configuration:

    SINGLE WITH BUILT-IN DIODE

  • DS Breakdown Voltage-Min:

    40 V

  • Drain Current-Max (ID):

    2 A

  • Drain-source On Resistance-Max:

    0.208 Ω

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • Feedback Cap-Max (Crss):

    7.5 pF

  • JESD-30 Code:

    R-PDSO-F3

  • Number of Elements:

    1

  • Number of Terminals:

    3

  • Operating Mode:

    ENHANCEMENT MODE

  • Operating Temperature-Max:

    150 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE

  • Peak Reflow Temperature (Cel):

    NOT SPECIFIED

  • Polarity/Channel Type:

    N-CHANNEL

  • Power Dissipation-Max (Abs):

    1 W

  • Pulsed Drain Current-Max (IDM):

    4 A

  • Surface Mount:

    YES

  • Terminal Form:

    FLAT

  • Terminal Position:

    DUAL

  • Time@Peak Reflow Temperature-Max (s):

    NOT SPECIFIED

  • Transistor Application:

    SWITCHING

  • Transistor Element Material:

    SILICON

SSM3K339R Frequently Asked Questions (FAQs)

  • A 2-layer or 4-layer PCB with a thermal relief pattern and a solid ground plane is recommended. Ensure that the thermal pad is connected to a large copper area to dissipate heat efficiently.
  • Ensure that the input voltage is within the recommended range (1.8V to 5.5V) and that the enable pin is properly biased (high or low) according to the application requirements.
  • The maximum allowable power dissipation is 1.5W. Ensure that the device is properly heat-sinked and that the ambient temperature is within the recommended range (-40°C to 125°C).
  • Yes, the SSM3K339R is AEC-Q100 qualified and suitable for high-reliability and automotive applications. However, ensure that the device is properly qualified and validated for the specific application requirements.
  • The POR and BOR features are enabled by default. Ensure that the power supply is stable and within the recommended range to prevent unwanted resets. You can also disable these features by tying the POR/BOR pins to VCC or GND, respectively.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SSM3K339R Overview

Use the download button to access the SSM3K339R schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SSM3K, or try a keyword search, such as Power Field-Effect Transistors

Parts related to SSM3K339R

Showing 0 results