The W25Q128FVPIG has a minimum of 100,000 erase cycles, but the actual number of cycles may vary depending on the usage and operating conditions.
The HOLD# pin is used to pause the current operation and allow the host to access the flash memory. It's recommended to connect the HOLD# pin to VCC or use a pull-up resistor to ensure it's not floating.
The W25Q128FVPIG supports clock frequencies up to 104 MHz, but the recommended frequency is 50 MHz or lower to ensure reliable operation.
To enter deep power-down mode, the CE# pin must be driven high, and the RESET# pin must be driven low. The device will enter a low-power state, and all internal operations will be halted.
The WP# pin is used to enable or disable the write protection feature. When WP# is driven low, the device is in write-protect mode, and any write operations will be ignored. When WP# is driven high, the device is in normal operation mode.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
W25Q128FVPIG Overview
Use the download button to access the W25Q128FVPIG schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like W25Q1,
or try a keyword search, such as Flash Memories
Suggested Parts
If you searched for W25Q128FVPIG, you might also be interested in these parts: