Part Image

XA7A50T-1CPG236Q - AMD

Description: FPGA - Field Programmable Gate Array XA7A50T-1CPG236Q

Download XA7A50T-1CPG236Q Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
XA7A50T-1CPG236Q - AMD PCB footprint - BGA - BGA - CP236 and CPG236 (Artix-7 FPGAs) Wire-Bond Chip-Scale BGA (0.5 mm Pitch)
click to zoom
3D Models
XA7A50T-1CPG236Q - AMD  - 3D model - BGA - CP236 and CPG236 (Artix-7 FPGAs) Wire-Bond Chip-Scale BGA (0.5 mm Pitch)
click to zoom

XA7A50T-1CPG236Q Details

  • Manufacturer Part Number:

    XA7A50T-1CPG236Q

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    BGA-236

  • Country Of Origin:

    Taiwan

  • HTS Code:

    8542.31.00.60

  • Factory Lead Time:

    16 Weeks

  • Manufacturer:

    AMD

  • YTEOL:

    9

  • Clock Frequency-Max:

    1098 MHz

  • Combinatorial Delay of a CLB-Max:

    1.27 ns

  • JESD-30 Code:

    S-PBGA-B236

  • JESD-609 Code:

    e8

  • Length:

    10 mm

  • Moisture Sensitivity Level:

    3

  • Number of CLBs:

    4075

  • Number of Inputs:

    106

  • Number of Logic Cells:

    52160

  • Number of Outputs:

    106

  • Number of Terminals:

    236

  • Operating Temperature-Max:

    125 °C

  • Operating Temperature-Min:

    -40 °C

  • Organization:

    4075 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFBGA

  • Package Equivalence Code:

    BGA238,19X19,20

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    FIELD PROGRAMMABLE GATE ARRAY

  • Qualification Status:

    Not Qualified

  • Screening Level:

    AEC-Q100; TS 16949

  • Seated Height-Max:

    1.38 mm

  • Supply Voltage-Max:

    1.05 V

  • Supply Voltage-Min:

    0.95 V

  • Supply Voltage-Nom:

    1 V

  • Surface Mount:

    YES

  • Technology:

    HKMG, 28 nm

  • Temperature Grade:

    AUTOMOTIVE

  • Terminal Finish:

    Tin/Silver/Copper (Sn98.5Ag1.0Cu0.5)

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    BOTTOM

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Width:

    10 mm

XA7A50T-1CPG236Q Frequently Asked Questions (FAQs)

  • The XA7A50T-1CPG236Q has a maximum operating temperature range of -40°C to 100°C (industrial grade) and 0°C to 85°C (commercial grade).
  • The XA7A50T-1CPG236Q has a built-in DDR3 memory controller, and you can use the MIG (Memory Interface Generator) tool to generate the necessary IP core for your design. Refer to the MIG user guide and the FPGA's datasheet for more information.
  • The XA7A50T-1CPG236Q has a maximum clock frequency of 450 MHz for the logic fabric and 300 MHz for the DDR3 memory interface.
  • The XA7A50T-1CPG236Q has a built-in power management controller that can be configured using the Power Management Controller (PMC) IP core. You can use the Vivado Design Suite to configure the PMC and optimize power consumption for your design.
  • The XA7A50T-1CPG236Q has a total of 236 I/O pins, with 174 user I/O pins and 62 dedicated I/O pins for DDR3 memory interface and other peripherals.

Trust Checks

This model has been provided by an expert contributor.
Expert Contribution
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

XA7A50T-1CPG236Q Overview

Use the download button to access the XA7A50T-1CPG236Q schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XA7A5, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to XA7A50T-1CPG236Q

Showing 0 results