The maximum operating frequency of the XC6SLX75-3FGG484I is 350 MHz.
The XC6SLX75-3FGG484I has approximately 74,880 logic cells.
The maximum power consumption of the XC6SLX75-3FGG484I is approximately 1.5 W.
Yes, the XC6SLX75-3FGG484I supports partial reconfiguration, allowing for dynamic reconfiguration of specific regions of the FPGA.
The maximum bandwidth of the XC6SLX75-3FGG484I's DDR3 memory interface is 12.8 GB/s.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
XC6SLX75-3FGG484I Overview
Use the download button to access the XC6SLX75-3FGG484I schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XC6SL,
or try a keyword search, such as Field Programmable Gate Arrays