Part Image

XC7Z010-1CLG400C - AMD

Description: Zynq-7000 All Programmable SoC, BGA-400

Download XC7Z010-1CLG400C Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
XC7Z010-1CLG400C - AMD PCB footprint - BGA - BGA - CLG400
click to zoom
3D Models
XC7Z010-1CLG400C - AMD  - 3D model - BGA - CLG400
click to zoom

XC7Z010-1CLG400C Details

  • Manufacturer Part Number:

    XC7Z010-1CLG400C

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    CSBGA-400

  • HTS Code:

    8542.31.00.60

  • Factory Lead Time:

    16 Weeks

  • Manufacturer:

    AMD

  • YTEOL:

    14

  • Combinatorial Delay of a CLB-Max:

    1.27 ns

  • JESD-30 Code:

    S-PBGA-B400

  • Length:

    17 mm

  • Moisture Sensitivity Level:

    3

  • Number of CLBs:

    2200

  • Number of Inputs:

    228

  • Number of Logic Cells:

    28000

  • Number of Outputs:

    228

  • Number of Terminals:

    400

  • Operating Temperature-Max:

    85 °C

  • Organization:

    2200 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFBGA

  • Package Equivalence Code:

    BGA400,20X20,32

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    FPGA SOC

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    1.05 V

  • Supply Voltage-Min:

    0.95 V

  • Supply Voltage-Nom:

    1 V

  • Surface Mount:

    YES

  • Technology:

    28 nm

  • Terminal Finish:

    Tin/Silver/Copper (Sn96.5Ag3.0Cu0.5)

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Width:

    17 mm

XC7Z010-1CLG400C Frequently Asked Questions (FAQs)

  • The maximum operating frequency of XC7Z010-1CLG400C is 330 MHz.
  • You can implement DDR3 memory interface using the MIG (Memory Interface Generator) tool provided by Xilinx. The tool generates a customized IP core for DDR3 memory interface.
  • The power consumption of XC7Z010-1CLG400C depends on the operating frequency, voltage, and other factors. According to the datasheet, the typical power consumption is around 1.5W at 100 MHz and 1.2V.
  • Yes, XC7Z010-1CLG400C is suitable for high-reliability applications. It is fabricated using a 28nm process and has built-in features such as error correction and redundancy to ensure high reliability.
  • You can program XC7Z010-1CLG400C using the Xilinx Vivado Design Suite. The suite provides a comprehensive development environment for designing, implementing, and verifying digital systems.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

XC7Z010-1CLG400C Overview

Use the download button to access the XC7Z010-1CLG400C schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XC7Z0, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to XC7Z010-1CLG400C

Showing 0 results