Please enter a minimum 3 letters or numbers
Technical Content
Part Image

XC7Z014S-1CLG400I - AMD

Description: XILINX - XC7Z014S-1CLG400I - PSoC / MPSoC Microprocessor, Zynq-7000 Family, ARM Cortex-A9, 667 MHz, BGA-400

Download XC7Z014S-1CLG400I Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Send part feedback
Symbol
XC7Z014S-1CLG400I - AMD - PCB symbol
click to zoom
PCB Footprints
XC7Z014S-1CLG400I - AMD PCB footprint - BGA - BGA - CLG400
click to zoom
3D Models
XC7Z014S-1CLG400I - AMD - 3D model - BGA - CLG400
click to zoom

XC7Z014S-1CLG400I Details

  • Manufacturer Part Number:

    XC7Z014S-1CLG400I

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    CSBGA-400

  • HTS Code:

    8542.31.00.30

  • Factory Lead Time:

    16 Weeks

  • Manufacturer:

    AMD

  • YTEOL:

    14

  • JESD-30 Code:

    S-PBGA-B400

  • JESD-609 Code:

    e3

  • Length:

    17 mm

  • Moisture Sensitivity Level:

    3

  • Number of Terminals:

    400

  • Operating Temperature-Max:

    100 °C

  • Operating Temperature-Min:

    -40 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFBGA

  • Package Equivalence Code:

    BGA400,20X20,32

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, LOW PROFILE, FINE PITCH

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    1.05 V

  • Supply Voltage-Min:

    0.95 V

  • Supply Voltage-Nom:

    1 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Width:

    17 mm

  • uPs/uCs/Peripheral ICs Type:

    SoC

XC7Z014S-1CLG400I Frequently Asked Questions (FAQs)

  • The maximum power consumption of XC7Z014S-1CLG400I is approximately 1.5W, but it can vary depending on the design and operating conditions.
  • You can implement DDR3 memory interface using the MIG (Memory Interface Generator) tool provided by Xilinx. The tool generates the necessary IP cores and interface logic for the DDR3 memory interface.
  • The maximum clock frequency supported by XC7Z014S-1CLG400I is 450 MHz, but it can vary depending on the design and operating conditions.
  • You can optimize the power consumption of XC7Z014S-1CLG400I by using power-saving features such as clock gating, voltage scaling, and dynamic voltage and frequency scaling. Additionally, you can use the Xilinx Power Estimator (XPE) tool to estimate and optimize power consumption.
  • The XC7Z014S-1CLG400I has a total of 240 I/O pins, but the number of available I/O pins depends on the package and the design requirements.

Trust Checks

This model has been verified by system checks.
System Verified
Sponsored

XC7Z014S-1CLG400I Overview

Use the download button to access the XC7Z014S-1CLG400I schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XC7Z0, or try a keyword search, such as Other uPs/uCs/Peripheral ICs

Parts related to XC7Z014S-1CLG400I

Showing 0 results

Part Image

← Prev Next →
About Us Contact Us Terms of Service Do not sell or share my personal information Privacy Policy Digital Services Act Library Loader Twitter LinkedIn

All content Copyright © 2020, Supplyframe.com. All rights reserved. Back to top ↑